CY7C1470BV33-200BZXI

SRAM, 200mA, +4.6V, BGA

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 50 :	2.00 / Piece
51 ~ 300 :	1.00 / Piece

PartNumber:: CY7C1470BV33-200BZXI

Brand:: Cypress Semiconductor - Cypress | Pack: BGA | D/C: 11+

Availability:: Supply Ability: 3/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. winny's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-02-05

From Other Seller

Part Number:CY7C1470BV33-200BZXI
US $1.00 - 2.00
Quantity:

piece

Product Summary

The CY7C1470BV33-200BZXI is a ynchronous pipelined burst SRAMwith No Bus Latency logic, respectively. The CY7C1470BV33-200BZXI is designed to support unlimited true back-to-back read or write operations with no wait states. The CY7C1470BV33-200BZXI is equipped with the advanced (NoBL) logic required to enable consecutive read or write operations with data being transferred on every clock cycle.

Parametrics

CY7C1470BV33-200BZXI absolute maximum ratings: (1) Storage Temperature: -65 to +150°C; (2) Ambient Temperature with Power Temperature with power supplied: -55 to +125°C; (3) Supply Voltage on VDD Relative to GND: -0.5 to +4.6V; (4) Supply Voltage on VDDQ Relative to GND: -0.5 to +VDD; (5) DC to Outputs in Tri-State: -0.5 to VDDQ +0.5V; (6) DC Input Voltage: -0.5 to VDD +0.5V; (7) DC Input Voltage (LOW) : 20mA; (8) Static Discharge Voltage: > 2001V; (9) Latch Up Current: > 200mA.

Features

CY7C1470BV33-200BZXI features: (1) Pin-compatible and functionally equivalent to ZBT; (2) Supports 250 MHz bus operations with zero wait states; (3) Internally self-timed output buffer control to eliminate the need to use a synchronous OE; (4) Fully registered (inputs and outputs) for pipelined operation; (5) Byte Write capability; (6) Synchronous self-timed writes; (7) IEEE 1149.1 JTAG Boundary Scan compatible; (8) Burst capability!alinear or interleaved burst order.